
ArduCam

ArduCAM Camera Shield V2

Hardware Application Note

Rev 1.0, Oct 2016




Table of Contents

1 Introduction2

2 Typical Wiring2

2.1 Single Camera Wiring2

2.2 Multi Cameras Wiring3

3 I2C Interface3

4 SPI Slave Interface4

5 ArduChip Timing Diagram4

5.1 SPI Bus Write Timing4

5.2 SPI Bus Single Read Timing4

5.3 SPI Bus Burst Read Timing4

6 Registers Table5

1 Introduction

This application note describes the detail hardware operation of ArduCAM Shield V2 camera shield.

2 Typical Wiring

2.1 Single Camera Wiring

The typical connection between ArduCAM shield and Arduino or etc platform is shown in the Figure 1. More typically the Figure 2 shows the connection for Arduino UNO R3 board, the Figure 3 shows the connection for ArduCAM Nano ESP8266.




Figure 1 Typical Wiring



Figure 2 Connection for Arduino UNO R3




Figure 3 Connection for Arduino ArduCAM Nano ESP8266

2.2 Multi Cameras Wiring

The multi-cameras connection between ArduCAM shield and Arduino or etc platform is shown in the Figure 4. Please note that the 5MP camera uses massive power, so connecting multiple cameras you should use external power supply.




Figure 4 Multi-Cameras Wiring

3 I2C Interface

The I2C interface is directly connected to the camera module. The camera module I2C slave address and I2C timing depends on the sensor’s part number, please refer the sensor datasheet for detail, here use OV5642 camera module for example. User can use I2C master to read and write all the registers in the OV5642 sensor. For more information about the OV5642 register, please refer the OV5642 datasheet. The Figure 5 shows writing value 0x80 to the OV5642 register 0x3008. The Figure 6 shows reading value 0x56 from the OV5642 register 0x300A.




Figure 5 I2C Write Bus Timing




Figure 6 I2C Read Bus Timing

4 SPI Slave Interface

The ArduCAM SPI slave interface is fixed SPI mode 0 with POL = 0 and PHA = 0. The maximum speed of SCLK is designed for 8MHz. The SPI protocol is designed with a command phase with variable data phase. The chip select signal should always keep asserted during the SPI read or write bus cycle.

The first bit[7] of the command phase is read/write byte, '0' is for read and '1' is for write, and the bit[6:0] is the address to be read or write in the data phase. ArduChip register table see Table 1.

5 ArduChip Timing Diagram

5.1 SPI Bus Write Timing

The SPI bus write timing composed of a command phase and a data phase during the assertion of the chip select signal CSn. The first 8 bits is command byte which is decoded as a register address, and the second 8 bits is data byte to be written to the ArduChip internal registers.




Figure 7 SPI Bus Write Timing

5.2 SPI Bus Single Read Timing

The SPI bus single read timing is for read operation of ArduChip internal registers and single FIFO read function. It is composed of a command phase and a data phase during the assertion of chip select signal CSn. The first 8 bits is command byte which is decoded as a register address, the second 8 bits is dummy byte written to the SPI bus MOSI signal, and the content read back from register is appeared on the SPI bus MISO signal.




Figure 8 SPI Bus Single Read Timing

5.3 SPI Bus Burst Read Timing

The SPI bus burst read timing is only for burst FIFO read operation. It is composed of a burst read command phase and multiple data phases in order to get double throughput compared to the single FIFO read operation.




Figure 9 SPI Bus Burst Read Timing

If user want to break up the burst transaction by multiple burst read. Please note that do not use other SPI command between burst read transactions, it will cause the image data lost. Detail timing can be found from Figure 10.




Figure 10 Multiple burst read timing diagram

6 Registers Table

Sensor and FIFO timing is controlled with a set of registers which is implemented in the ArduChip. User can send capture commands and read image data with a simple SPI slave interface. The detail description of registers' bits can be found in the software section in this document.

As mentioned earlier the first bit[7] of the command phase is read/write byte, '0' is for read and '1' is for write, and the bit[6:0] is the address to be read or write in the data phase. So user has to combine the 8 bits address according to the read or write commands they want to issue.

Table 1 ArduChip Register Table

Register Address bit[6:0]	Register Type	Description
0x00	RW	Test Register
0x01	RW	Capture Control Register Bit[2:0]: Number of frames to be captured The value in this register + 1 equal to the number of frames to be captured. The value=7 means capture continuous frames until the frame buffer is full, it is used for short video clip recording.

0x02	RW	<p>Bus Mode</p> <p>Determine who is owner of the data bus, only one owner is allowed.</p> <p>Bit[7:2]: Reserved</p> <p>Bit[1]: Camera write LCD bus</p> <p>Bit[0]: MCU write LCD bus</p>
0x03	RW	<p>Sensor Interface Timing Register</p> <p>Bit[0]: Sensor Hsync Polarity, 0 = active high, 1 = active low</p> <p>Bit[1]: Sensor Vsync Polarity 0 = active high, 1 = active low</p> <p>Bit[2]: LCD backlight enable 0 = enable, 1 = disable</p> <p>Bit[3]: Sensor PCLK reverse 0 = normal, 1= reversed PCLK</p>
0x04	RW	<p>FIFO control Register</p> <p>Bit[0]: write '1' to clear FIFO write done flag</p> <p>Bit[1]: write '1' to start capture</p> <p>Bit[4]: write '1' to reset FIFO write pointer</p> <p>Bit[5]: write '1' to reset FIFO read pointer</p>
0x05	RW	Reserved
0x06	RW	Reserved
0x3B	RO	Reserved
0x3C	RO	Burst FIFO read operation
0x3D	RO	Single FIFO read operation
0x3E	WO	LCD control register with RS=0
0x3F	WO	LCD control register with RS=1
0x40	RO	<p>ArduChip version, constant value 0x61</p> <p>Bit[7:4]: integer part of the revision number</p> <p>Bit[3:0]: decimal part of the revision number</p>
0x41	RO	<p>Bit[0]: camera vsync pin status</p> <p>Bit[1]: shutter button status</p> <p>Bit[3]: camera write FIFO done flag</p>
0x42	RO	Camera write FIFO size[7:0]
0x43	RO	Camera write FIFO size[15:8]
0x44	RO	Camera write FIFO size[22:16]
0x45	RO	Reserved